4 4
PQD
74HC_HCT165
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 28 December 2015
© Nexperia B.V. 2017. All rights reserved
SOT338-1
Nexperia
74HC165; 74HCT165
8-bit parallel-in/serial out shift register
Table 1. Ordering information …continued
Type number Package
Temperature range Name
Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)
Rev. 4 — 28 December 2015
© Nexperia B.V. 2017. All rights reserved
4 of 21
Nexperia
74HC165; 74HCT165
8-bit parallel-in/serial out shift register
8. Limiting values
Description
Version
plastic small outline package; 16 leads; body width 3.9 mm SOT109-1
plastic shrink small outline package; 16 leads; body width 5.3 mm
Description
74HC165PW 40 C to +125 C TSSOP16 plastic thin shrink small outline package; 16 leads; body
74HCT165PW
width 4.4 mm
74HC165BQ 40 C to +125 C 74HCT165BQ
h
X
H
q0 to q5 q6
q6
hold “do nothing” H
H
X
X
X
q0
q1 to q6 q7
q7
H
X
H
X
X
q0
q1 to q6 q7
q7
[1] H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition; L = LOW voltage level; l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition; q = state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition; X = don’t care; = LOW-to-HIGH clock transition.
Fig 5. Pin configuration (DHVQFN16)
6.2 Pin description
Table 2. Symbol PL CP Q7 GND Q7 DS D0 to D7 CE VCC
Pin description Pin 1 2 7 8 9 10 11, 12, 13, 14, 3, 4, 5, 6 15 16



PQD
Fig 2. IEC logic symbol
3/
' ' ' ' ' ' ' '
Fig 3. Functional diagram
'6
&3 &(
%,76+,)75(*,67(5 3$5$//(/,16(5,$/287
2 of 21
Nexperia
74HC165; 74HCT165
8-bit parallel-in/serial out shift register
6. Pinning information
6.1 Pinning
+& +&7
3/ &3 ' ' ' ' 4 *1'
2. Features and benefits
Asynchronous 8-bit parallel load Synchronous serial input Complies with JEDEC standard no. 7A Input levels:
For 74HC165: CMOS level For 74HCT165: TTL level ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V Specified from 40 C to +85 C and from 40 C to +125 C
74HC_HCT165
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 28 December 2015
© Nexperia B.V. 2017. All rights reserved
3. Applications
Parallel-to-serial data conversion
4. Ordering information
Table 1. Ordering information Type number Package
Temperature range Name 74HC165D 40 C to +125 C SO16 74HCT165D 74HC165DB 40 C to +125 C SSOP16 74HCT165DB
9&& &( ' ' ' ' '6 4 DDK
Fig 4. Pin configuration (SO16 and (T)SSOP16)
WHUPLQDO LQGH[DUHD
+& +&7
3/ 9&&
Outputs
PL
CE
CP
DS
D0 to D7 Q0
Q1 to Q6 Q7
Q7
parallel load
L
X
X
X
L
L
L to L L
H
L
X
பைடு நூலகம்
X
X
H
H
H to H H
L
serial shift
H
L
l
X
L
q0 to q5 q6
q6
H
L
h
X
H
q0 to q5 q6
q6
H
L
l
X
L
q0 to q5 q6
q6
H
L
5. Functional diagram

'6 '
'
'
'
'
'
'
4
'
4
3/
&3 &(

PQD
Fig 1. Logic symbol
65*

&>/2$'@
*>6+,)7@



&
' ' '
Description asynchronous parallel load input (active LOW) clock input (LOW-to-HIGH edge-triggered) complementary output from the last stage ground (0 V) serial output from the last stage serial data input parallel data inputs (also referred to as Dn) clock enable input (active LOW) positive supply voltage
&3 &( '6 3/ ' ' ' ' ' ' '
'
4
4
Fig 6. Timing diagram
LQKLELW ORDG
VHULDOVKLIW
PQD
74HC_HCT165
Product data sheet
All information provided in this document is subject to legal disclaimers.