当前位置:
文档之家› U7500 参考电路设计_V2.3 周立功_龙尚_3G模块
U7500 参考电路设计_V2.3 周立功_龙尚_3G模块
C
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37
NC NC NC NC UART_RX UART_RFR UART_CTS UART_TX UART_DCD UART_DTR VOUT GND PCM_DOUT PCM_SYNC PCM_DIN PCM_CLK WAKEUP_OUT WAKEUP_IN W_DISABLE
DATED:
<Code>
SCALE:
A3 <Drawing Number>
SHEET: 2 OF 4
V2.3
<Released By>
<Release Date>
<Scale>
6
5
4
3
2
REVISION RECORD VER V2.3 DESCRIPTION Create
1
DRAWN duan dong feng DATE: 2013-08-16
TITLE: USIM_VCC
A
DRAWN:
DATED:
CLK RST VCC
I/O VPP
C603
C604
FV604
duan dong feng
CHECKED:
2013-08-15
DATED:
220nF 220nF GND
<Checked By>
QUALITY CONTROL:
<Checked Date>
D
Customer must control this PIN to avoid the exceptional instance Pull RESET down for 100ms can reset Module
RESET
VOUT
11
R16 100K R5 0R RESET [2]
[4] APP_RESET
B
DRAWING NO:
REV:
<QC By>
RELEASED:
<QC Date>
DATED:
<Code>
SCALE:
A3 <Drawing Number>
SHEET: 1 OF 4
V2.3
<Released By>
<Release Date>
<Scale>
6
5
4
3
2
REVISION RECORD VER V2.3 DESCRIPTION Create
Sampling Range 0-4.2V C111 22uF C110 0.1uF
[2] ADC
RT300 68K
COMPANY:
LongSung Technology(Shanghai)Co.,Ltd. U7500_Reference_Circuit_V2.3 A
VOUT is 1.8V and it can output 80mA current.
TITLE:
A
DRAWN:
DATED:
duan dong feng
CHECKED:
2013-08-15
DATED:
<Checked By>
QUALITY CONTROL:
<Checked Date>
DATED:
CODE:
SIZE:
DRAWING NO:
REV:
<QC By>
RELEASED:
<QC Date>
USB_DM [4] USB_DP [4] USIM_RESET USIM_CLK USIM_VCC USIM_DATA [1,2,4] VBAT [1,2,4] VBAT [4] ANT [4] [4] [4] [4] LS10N2-T
100nF
C726
[4] PWM_OUT [2] POWER_KEY [1] ADC [1] RESET
6
VBAT
5
4
3
2
REVISION RECORD VER V2.3 DESCRIPTION Create
1
DRAWN duan dong feng DATE: 2013-08-16
USB_VBUS
DC_5V VBAT
D
U101 2 S101 USB_VBUS need provide from a individual LDO. C102 22uF C103 0.1uF C104 33pF 3 1 6 4 VIN VIN EN SLUG MODE GND SW SW FB PGND PGND 8 7 5 10 9 R103 33k C105 560pF R102 220k C106 82pF C107 22uF L101 6.8uH C108 + C3 0.1uF 220uF R104 0
R1
Q101 DTC114EET1 NA
C
R2
C
VOUT
VOUT
Use the IO power of APP
VDD
VOUT
FLYING MODE
R7 100K Pull W_DISABEL down for 100ms can set Module into flying mode. W_DISABLE [2]
R2
TITLE:
A
DRAWN:
DATED:
duan dong feng
CHECKED:
2013-08-15
DATED:
<Checked By>
QUALITY CONTROL:
<CheODE:
SIZE:
DRAWING NO:
REV:
<QC By>
RELEASED:
<QC Date>
GPIO
[2] UART_DTR [1] APP_EN_W [1] APP_RESET
PCM_DOUT[2] PCM_DIN [2] PCM_CLK [2] PCM_SYNC [2]
U401 APP_MCU
These pins are PCM interface. The specific usage reference the document of the Module hardware user guide. You can float these pins if you don`t use this function,
TITLE:
A
DRAWN:
DATED:
duan dong feng
CHECKED:
2013-08-15
DATED:
<Checked By>
QUALITY CONTROL:
<Checked Date>
DATED:
CODE:
SIZE:
R2
B
R316 68K
[4] APP_EN_W
R1
Q102 DTC114EET1
VOUT
B
R11 BP_IRQ [4] 100K WAKEUP_IN Q2 DTC114EET1 [4] AP_IRQ
R1
[2]
[2] WAKEUP_OUT
R1
Q1 DTC114EET1
R2
COMPANY:
LongSung Technology(Shanghai)Co.,Ltd. U7500_Reference_Circuit_V2.3 A
D
1 2 3 4 5 6 7 8 9 MCU UART
D
UART`s voltage level are 1.8V. You must add a voltage level shift circuit if the MCU are not 1.8V You can float these pins if you don`t use this function.
DATED:
CODE:
SIZE:
1
L1
NC
DRAWING NO:
REV:
<QC By>
RELEASED:
<QC Date>
DATED:
<Code>
SCALE:
A3 <Drawing Number>
SHEET: 4 OF 4
V2.3
<Released By>
<Release Date>
<Scale>
[2] RECOP C305 10pF [2] RECON J302 C302 10pF C304 33pF VR302 C306 33pF
B
Analog audio path need to differential layout.
B
COMPANY:
LongSung Technology(Shanghai)Co.,Ltd. U7500_Reference_Circuit_V2.3 A
D401
C
[2]USB_DM
DLP11SN/A 0R T2 R938
PWM_OUT[2]
C
RUIM/UIM INTERFACE
[2] ANT
J101 W_U.FL C100 100pF 2 2 1 GND RF GND 2 3
L100
B
Module can support 1.8V&3.0V RUIM/UIM card.
1
DRAWN duan dong feng DATE: 2013-08-16