当前位置:文档之家› 超大规模集成电路第一次作业2016秋

超大规模集成电路第一次作业2016秋

1.Give a formal or descriptive definition for each of the following terms.(1)、ITRS:International Technology Roadmap for Semiconductor.(2)、Gate-Equivalent:It’s used to measure the basic unit of the complexity of the digital circuit, and based on to complete a circuit function, the number of logic gates are independent of each other.A gate equivalent stands for a unit of measure which allows specifying manufacturing-technology-independent complexity of digital electronic circuit.(3)、Technology Nodes:A Technology Nodes is defined as the ground rules of a process governed by the smallest feature printed in a repetitive array.(4)、Feature size:A single graphic minimal size.The minimum scale in integrated circuit devices.roughly half the length of the smallest transistor.(5)、IC design complexity sources:It contains chip size, power dissipation, heterogeneity, variability and reliability.(6)、Behavioral representation:It represents a design as a black box and describes its outputs in terms of its inputs and times.It indicates no geometrical information or structural information and takes the forms of textual,mathematics,or algorithmic description.(7)、Abstraction hierarchy:Abstraction hierarchies are a human invention designed to assist people in engineering very complex systems by ignoring unnecessary details.A set of interrelated representation levels that allow a system to be represented in varying amounts of detail.(8)、IC design:A design is a set of transformations from one representation of a system to another until a representation that can be fabricated exists.Integrated circuit design involves the creation of electronic components, such as transistors,resistors,capacitors and the metallic interconnect of these components onto a piece of semiconductor, typically silicon.(9)、Synthesis:The process of transforming one representation in the design abstraction hierarchy into another representation.(10)、Refinement:The process of transforming functional representation in the design abstraction hierarchy into geometrical representation.Refinement is a genericterm of computer science that encompasses various approaches for producing correct computer programs and simplifying existing programs to enable their formal verification.(11)、System-level synthesis:It deals with the transformation of an abstract model of behavior into a model consisting of standard functional units and System-Level Synthesis deals with the concurrent design of electronic applications,including both hardware and software.(12)、logic synthesis:Translation from data flow representation to a structural logic gate representation.(13)、Layout synthesis:Translation from logic gate representation to layout representation.The aims at computing the geometric data, especially the mask layout, from a circuit description in form of a netlist.(14)、Partial design tree:A design has the form of a partial tree. Its behavior is specified at different levels. This situation is encountered become one frequently wants to evaluate the relationships between system components before they have all been completely designed.(15)、Design window:We mean a range of levels over which the designer works in developing a design-tree structure.(16)、Digital design space:Partitioning was carried out in order to meet some objective criteria.These criteria are the major factors one has to consider in arriving at a design.(17)、Static timing analysis:Static timing analysis is a simulation method of computing the expected timing of a digital circuit without requiring a simulation of the full circuit.(18)、Behavioral simulation:also called agent-based simulations, are instrumental in tackling the ecological and infrastructure challenges of our society. These simulations allow scientists to understand large complex systems such as transportation networks, insect swarms, or fish schools by modeling the behavior of millions of individual agents inside the system(19)、Post place and route simulation:In this step,,the gate-level circuit with accurate timing back annotated from the layout is resimulated to check circuit timing and to provide a final check on circuit functionality.Post-place and route simulation allows you to simulate a design with timing information such as gate delays included, which may illuminate errors in the design that previous steps did not.(20)、Composition-based approach:A new composition-based approach shifts the focus from content creation to the problems of evaluating,integrating,and verifying multiple pre-existing blocks and software components.2.Access the Internet for information about Daniel D. Gajski’s “Y-chart” methodology for integrated circuits design. According to your investigation of the related research papers and/or technical reports, please summarize the “Y-chart” theory, including (1) design representation domains, (2) design abstraction hierarchy and (3) design activities. References must be listed at the end of your report.Introduction:Y -chart theory put forward by Gajski in 1983, it makes the design becoming visual and distinct. The theory has been widely used in the VHDL design, and let us make the level of abstract model clearly. It's simple, but every level highly abstract design, the figure is very delicate from different point of view that we can see the entire layout.Although this idea is also very long, but for the design of a variety of language and use has a long influence.(1)、Design Representation Domains:Behavioral Representation: A domain in which a component is described by defining its input/output response. It represents a design as a black box and describes its outputs in terms of its inputs and times.It indicates no geometrical information or structural information and takes the forms of textual, mathematics, or algorithmic description.At the highest level,the customer is interested in what the chip does and how it is built.Structural Representation: A domain in which a component is described in terms of an interconnection of more primitive components. In this representation,a black box isrepresented as a set of components and connections.It acts as a bridge between functional and geometrical.No physical information is contained.Geometrical Representation: It specifies size(height and width),the position of each components,each port and connection on the silicon wafer. Geometrical shapes represents regions of diffusion,polysilicon and metal. It includes mask information in its layout file.(2)、Design Abstraction hierarchy:A set of interrelated representation levels that allow a system to be represented in varying amounts of detail.A design hierarchy that has five levels:circuit ,logic gate,register transfer, algorithm,system.(3)、Design Activities:Synthesis:The process of transforming functional representation in the design abstraction hierarchy into structural representation.Analysis:The process of transforming structural representation in the design abstraction hierarchy into functional representation.Refinement:The process of transforming functional representation in the design abstraction hierarchy into geometrical representation.Abstraction:The process of transforming geometrical representation in the design abstraction hierarchy into functional representation.Extraction:The process of transforming structural representation in the design abstraction hierarchy into geometrical representation.Generation:The process of transforming geometrical representation in the design abstraction hierarchy into structural representation.REFERENCES[1] James R. Arrastrong,F. Gail Gray,“VHDL Design Representation and Synthesis”2nd ed.,Beijing:China Machine Press,2003.[2] Daniel D. Gajski,Robert H.Kuhn,“New VLSI Tools”,IEEE Xplore.Restrictions,11-14,1983.[3]Todor Stefanov, PaulLieverse Ed Deprettere, Pieter van der Wolf, “Y-Chart Based System Level Performance Analysis: An M-JPEG Case Study”, IN:PROC.PROGRESS WORKSHOP 2000, UTRECHT,THE NETHERLANDS,OCT 13 2000, PP.113-124.3、Write a summary in Chinese of the paper “A New Ear in Advanced IC Design” (in less than 200 characters).解:SoC关键技术主要包括总线架构技术、IP核可复用技术、软硬件协同设计技术、SoC验证技术、可测性设计技术、低功耗设计技术、超深亚微米电路实现技术。

相关主题